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Abstract
Power-HIL simulation is one of the emerging areas in power electronics development nowadays. It offers a convenient test environment 
for the whole power electronics hardware but eliminates the necessity of motor test benches and rotating machines. Selecting a suitable 
power amplifier for the simulator is however a challenging task. Switching power supplies can be an interesting option as Power Amplifier, 
but they have to offer superior power capability and dynamic performance over the DUT (Device Under Test), while maintaining high 
enough switching frequency to meet the dynamic requirements as well. Using commercially available inverters as Power Amplifiers 
would be an attractive option, if they can achieve the desired emulation accuracy. This paper investigates the possibility of using a 
common 3-level inverter with an L-C-L coupling network as a Power Amplifier for a P-HIL simulator, to emulate a PMSM (Permanent 
Magnet Synchronous Machine) machine.
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1 Introduction
Electrical drive development is one of the most com-
plex challenges of power electronics and engineering. 
It involves the cooperation of professionals from multiple 
areas, like ECU (Electrical Control Unit) design, power 
electronics design, Electrical machine design, additional 
mechanical design, and not to forget the software and con-
trol development itself. Each subject has effects on every 
other, close cooperation is necessary during the whole 
design process. The development time however is very 
critical in today's competing market. Tools to ease the 
workflow, to help the designers to work simultaneously on 
each part are a necessity. Not to mention the continuous 
testing on multiple levels of the development and the vali-
dation testing before product release [1, 2].
Simulation tools are present in the market for many 
years. Off-line simulation tools can help during the design 
process. There are tools to validate the electrical schematics 
(LTSpice, Simetrix, etc.), and to model the behavior of the 
control algorithms (MATLAB/Simulink). The machine 
designers can simulate the magnetic and thermal behav-
ior of the electrical machine with various Finite Element 
Analysis tools (MotorCAD, MagNet, Maxwell, JMAG) 
and the mechanical engineers can validate the drivetrains 
and the supporting structures with similar tools (Ansys, 
Catia, Creo). These off-line simulations however are uti-
lizing high amount of computing power, the real-time exe-
cution of them is not feasible [3].
Real-time simulation comes in place when the control 
of the switching power supply is developed. The valida-
tion of the proposed structure and algorithm is possible 
with the previously mentioned off-line tools, but they are 
neglecting the behavior and timing of the embedded con-
troller which will be running the control software in the 
real device. To test the real control ECU, Hardware-in-
the-Loop testing solutions are advised. This means, a sim-
ulator equipment will be interfaced with the real control 
ECU, receives the signals generated from the controller, 
and providing the measurement data and feedback val-
ues to it. The return values are calculated with a model of 
the power electronics circuit, the electrical motor, and in 
some cases even the mechanical load [4, 5]. The system 
is completely transparent for the DUT, there shall be no 
difference in the behavior between the simulator and the 
real hardware and use-cases. An approach to validate the 
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HIL simulation is described in [6, 7]. The simulator is usu-
ally based on an FPGA to meet the strict timing require-
ments of the applications. An usual HIL setup can be seen 
in Fig. 1. With HIL testing, a huge amount of time and cost 
saving is possible. There is no need to wait for the product 
prototypes and testbenches. Also high-quality semicon-
ductor switching devices are very expensive and a poorly 
developed and tested control software can easily damage 
them. In high power application these faults, unintentional 
overcurrents and short-circuits can lead to severe material 
causality and can even endanger human life. Fault mode 
and fault injection test are also concludable conveniently, 
without the destruction of the prototypes. Real-time HIL 
simulation tools are commercially available [8], but many 
company choose to implement a custom one.
Power level HIL simulation extends this concept to test 
the power electronics hardware as well. In control level 
HIL simulation the parasitic effects of the power circuit, 
the sensor inaccuracy and other deviations from an ide-
alistic device are not taken in account. Thermal behav-
ior related, and climate chamber test are also having to be 
done with the power circuit included [9-11]. The cost and 
time saving factor is the possibility to emulate the rotat-
ing machine with an electrical load, instead of the man-
ufactured rotating machine mounted on a dyno pad. It 
also eliminates the risks and danger of testing with the 
rotating mass, even with high speeds. Fault injection [12], 
operational limits, and ageing simulations are also sim-
pler with this setup. The architecture of a general P-HIL 
application is shown in Fig. 2. The grey DC/DC converter 
is an optional part. The power flow is to emphasize the 
fact, the electrical power is circulating between the DUT 
and the emulated load, requiring only the losses to be 
sourced from externel power supply.
The most complex testbench is finally the one with 
the motor integrated in it, shown in Fig. 3. In this setup 
the load is usually an electrical machine as well, or some 
kind of mechanical load (endurance brake for example). 
Loading with an other electrical machine is convinient due 
to the felxibility of it, wide variety of load profiles can be 
tested with the programming of the load machine, both in 
motor and generator operation. The drawback is the cost 
and the mechanical maintenance of the pad. Regardless 
of the mentioned drawbacks, testing with real drivetrain 
parts shall be the final test of product validation. The cir-
cular flow of the power is still true in this architecture as 
well, however the losses are more significant due to the 
electrical to mechanical energy conversation, the mechan-
ical coupling between the motors, and finally the mechan-
ical to electrical energy conversation on the load side.
The paper investigates the possibility of emulating a 
symmetrical PMSM machine on power level. The machine 
model is a custom developed linear equivalent circuit 
model, calculating not just the mechanical response of the 
machine, but the internal EMF (Electromagnetic Force) 
voltages as well. Saturation and temperature effects are 
neglected, and the inductances are not dependent on the 
rotor position (Ld = La ).
This paper organized as follows. The power circuit and 
the control hardware are introduced in Section 2. The pro-
posed control strategy is described in Section 3. Section 4 
will explain the simulation results and the used environ-
ment. Finally, Section 5 concludes the results and gives a 
brief outlook about the authors future work.
2 The power amplifier
In case of P-HIL Simulators, the bottleneck is usually the 
power amplifier. The power capability and the dynamic 
Fig. 1 Hardware-in-the-Loop simulation
Fig. 2 Power Hardware-in-the-Loop simulation Fig. 3 Testbench with electrical machines
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performance of it is a limiting factor. To accurately rep-
licate the behavior of an electrical machine, the ampli-
fier has to be capable to not just the first harmonics of 
the motor current and voltage, but higher order harmon-
ics, and inverter switching frequency components as well, 
especially when the motor parameters are dependent on 
the rotor position [13, 14].
The paper focuses of a custom-bulit drivetrain labora-
tory inverter, to investigate the capabilities of the device 
as a P-HIL Power Amplifier in electrical motor applica-
tion. The available inverter is a 3-phase 3-level inverter. 
The maximum available DC Voltage is 800 V and the 
switching frequency is 15 kHz. The two legs in one 
phase have inverted carrier signals, meaning there have 
a 180° delay between each other, so the apparent switch-
ing frequency is two times the PWM carrier frequency 
( fsw = 30 kHz).
The configuration and the control strategy make the 
output voltage resolution smoother as well, the available 
output voltages are 0
2
V and, .
U UDC DC  Each phase is 
assembled from 2 half-bridge phase-leg, connected with 
a Linv = 720 μH inductor from each leg to a common 
Cinv = 300 μF output capacitor. The schematic diagram of 
the inverter is shown in Fig. 4. In each phase the currents 
of each leg (IL1, IL2 ), the output current (IOUT ) and the out-
put voltage (Uc ) is measured.
The inverter is controlled by a TMS320F335 Texas 
Instruments microcontroller. For more complex control 
algorithms and P-HIL modeling, an external FPGA will 
be connected to the microcontroller via SPI to extend the 
computational power of the inverter.
To connect the power stage of the DUT to the emulation 
inverter an external, configurable multi-tapped inductor is 
used in each phase. In this application the inductor value 
(LS = 560 μH) was chosen to match the stator inductance 
of the emulated motor. The output stage of the inverter and 
the coupling inductor are forming the coupling network, 
visible n in Fig. 5, in which the emulator inverter is repre-
sented with it's Thevenin equivalent circuit.
The goal of the motor emulation is to set the voltage 
of  in each phase to match the Back-EMF voltage and the 
resistive voltage drop of the emulated machine, while the 
leakage inductance is represented by the external inductor. 
Due to the phase inductance of the machine is embed-
ded into the coupling network via a physical component, 
it predicts a limitation of the setup. Position dependent 
motor inductances cannot be emulated with the proposed 
setup, so the emulated machine must be a non-salient pole 
three-phase machine. The details of the emulated electri-
cal machine in this paper can be found in Table 1.
The motor parameters were chosen to test the simula-
tion capabilities of the proposed power circuit within it's 
power limits. The DUT's switching frequency is 5 kHz.
3 Control strategy for the inverter
The control strategy will be separated in two parts. First the 
motor model will be introduced, which will source the refer-
ence signals for the inverter controller, after that the voltage 
and current control loop of the inverter will be described. 
The application suggests the usage of the rotating dq refer-
ence frame, which is usual in three-phase applications, there-
fore all controllers and models are implemented in this way. 
3.1 Emulation motor model
The emulated motor is a symmetrically magnetized, three-
phase PMSM machine. The model for the emulation is an 
equivalent circuit model, with the following assumptions:
• the machine is symmetrical;
• except the copper losses, losses are neglected (no 
ventilation, no internal friction, no iron losses);
• machine parameters are linear (no saturation and 
thermal drift).
Fig. 4 Schematic of one phase of the proposed inverter
Table 1 Emulated motor parameters
Parameter Symbol Value
Nominal power PN 90 kW
Nominal RMS voltage UN 400 V
Nominal frequency fN 100 Hz
Winding resistance RS 35.6 mΩ
Winding inductance LS 565.8 μH
Motor inertia θ 0.0912 kgm2
Motor pole pairs pp 1
Fig. 5 The coupling network between the P-HIL and the DUT
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The model is developed in MATLAB/Simulink, with-
out the Simscape Electrical Toolbox. The model is differ-
ent from a traditional motor models used in electrical drive 
simulation, in which the model receives the input phase 
voltages and the outputs are the phase currents and the gen-
erated mechanical torque. In this case, because the goal is 
to emulate the machine Back-EMF voltage, the input is the 
measured IDUT phase currents, converted to the dq reference 
frame. The model can also receive the load torque (MLoad ), 
however in this paper the motor is tested only against it's 
own inertia, without external load. The output of the motor 
model is the internal voltage (UEMFq, UEMFd ) in dq reference 
frame and the motor angular position (α) and speed (ω). 
The motor model is shown in Fig. 6.
3.2 Inverter controller
The inverter is controlled with a cascaded current and volt-
age PI controller with feedforward inputs in each stage. 
The goal of the controller is to set the output capacitor 
voltage to the requested value by the motor model intro-
duced in Subsection 3.1. The current of the output capac-
itor is the sum of the inverter and the DUT currents as 
shown in Eq. (1):
I I IC inv DUT= + .  (1)
To overcome the direct effects of the load current on UC 
the measured IDUT load current is fed forward to the volt-
age controller, allowing to calculate the desired Iinv current 
to change the capacitor voltage while sourcing or sinking 
the IDUT current.
Similarly, in the case of the current controller, to 
improve the dynamic behavior of the controller, the Uinv 
output voltage was added to the output of the current con-
troller. The whole control loop is shown in Fig. 7.
4 Simulation results
In the test setup a simulated inverter was connected to the 
off-line model of the proposed P-HIL setup, and to a PMSM 
machine model as well, but the controller only receives 
feedback from the P-HIL system. The setup is shown in 
Fig. 8. The results from the P-HIL and the reference model 
can be compared this way, however due to reference motor 
runs without feedback, small position or speed difference 
over time will lead to desynchronization. Therefore, there 
is no point to investigate longer simulation runs.
The test profile was a step to  mechanical speed reference 
in the DUT, with a  current limit. At first, only the transient 
response was evaluated. In Fig. 9 the transient response of 
the P-HIL system is shown, versus the response of a refer-
ence motor model. For better observability only one phase 
is shown. It can be seen, the transient responses are nearly 
identical, there is a small difference after the start, but later 
on the two current signals are well aligned.
After the transient response of the P-HIL system was 
confirmed to meet the requirements, the speed ramping 
Fig. 6 Motor model for P-HIL Application implemented in MATLAB/Simulink
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of the emulated motor was tested. The simulation was 
0.4 seconds long and the motor was accelerated to 500 rad/
sec with it's nominal torque. The current waveform of the 
accelerating machine is shown in Fig. 10.
After the speed setpoint was reached, the current of 
the motor drops as expected. As comparison the current 
signals from the reference model are shown in Fig. 11. 
The comparison between the current waveforms from the 
P-HIL and the reference motor is satisfactory.
Fig. 12 (a) to (c) shows the error signals derived from 
the output values from the P-HIL currents and the refer-
ence motor currents. The absolute maximum current error 
is 16 A (8 %) during the transient, and it is below 3. 
A when the motor is slow and stays below 6 A during high 
speeds as well. The position error is oscillating and growing 
during the whole simulation, which is natural, because only 
the signals from the P-HIL were fed back to the DUT, there-
fore the simulation error between the P-HIL and the refer-
ence model will add up over time, and the reference motor 
will fall out of synchronization. The position error also can 
be the reason behind the growing current error. 
5 Conclusion
It was shown, the proposed P-HIL simulation setup is suit-
able to emulate symmetrical PMSM machines. The dynam-
ics of the machine can be reproduced faithfully, and indis-
tinguishably from the DUT's perspective. As a next step, 
the theoretical limits of the setups shall be defined. Testing 
on real hardware is also suggested after the off-line valida-
tion is succeeded.
Fig. 7 Control loop for the P-HIL
Fig. 8 P-HIL Test setup
Fig. 9 Transient response of the P-HIL and the reference motor model
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Fig. 10 Speed ramp phase currents of the P-HIL system
Fig. 11 Speed ramp phase currents of the reference model
Fig. 12 Error signals (a) Phase Current Error; (b) Phase Voltage Error; (c) Speed and Position Error 
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